AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111 Scrial Number: 09/726,629 Filing Date: November 30, 2000 Title: SOLDERLESS ELECTRONICS PACKAGING (as amended) Assignee: Intel Corporation Page 3 Dkt: 884.341USI (INTEL)

#### IN THE SPECIFICATION

Please make the paragraph substitutions indicated below. The specific changes incorporated in the substitute paragraphs are shown in the following marked-up versions of the original paragraphs.

The sub-title on page 1, line 6 is amended as follows: Technical Field of the Invention

The paragraph beginning on page 1, line 8 is amended as follows:

The <u>inventive subject matter present invention</u> relates generally to electronics packaging. More particularly, the <u>inventive subject matter present invention</u> relates to an electronic package that includes an integrated circuit package or an integrated circuit coupled to a substrate with a solderless compression connector, and to manufacturing methods related thereto.

The sub-title on page 1, line 13 is amended as follows: Background Information of the Invention

The sub-title on page 5, line 5 is amended as follows: Detailed Description of Embodiments of the Invention

The paragraph beginning on page 5, line 7 is amended as follows:

In the following detailed description of embodiments of the <u>inventive subject matter</u> invention, reference is made to the accompanying drawings which form a part hereof, and in which <u>are</u> [[is]] shown by way of illustration specific preferred embodiments in which the <u>inventive subject matter</u> inventions may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the <u>inventive subject matter</u> invention, and it is to be understood that other embodiments may be utilized and that mechanical, chemical, electrical, and procedural changes may be made without departing from the spirit and scope of the <u>inventive subject matter present invention</u>. Such embodiments of the inventive subject matter may be referred to, individually and/or collectively, herein by the term
"invention" merely for convenience and without intending to voluntarily limit the scope of this



AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111
Serial Number: 09/126,629
Filing Date: November 30, 2000
Title: SOLDERLESS ELECTRONICS PACKAGING (us amended)
Assignee: Intel Corporation

Page 4
Dkt 884.341US1 (INTEL)

6

application to any single invention or inventive concept if more than one is in fact disclosed.

The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of embodiments of the present invention is defined only by the appended claims.

### The paragraph beginning at page 6, line 10 is amended as follows:

FIG. 1 is a block diagram of an electronic system 1 incorporating at least one solderless electronic assembly 4 with a reduced thickness or stack height in accordance with one embodiment of the invention. Electronic system 1 is merely one example of an electronic system in which embodiments of the present invention can be used. In this example, electronic system 1 comprises a data processing system that includes a system bus 2 to couple the various components of the system. System bus 2 provides communications links among the various components of the electronic system 1 and can be implemented as a single bus, as a combination of busses, or in any other suitable manner.

# The paragraph beginning at page 8, line 28 is amended as follows:

As mentioned earlier, the <u>inventive subject matter present invention</u> provides a solution to package socketability and thickness limitations and to loop induction problems that are associated with prior art packaging of integrated circuits that operate at high clock speeds and high power levels by eliminating any solder interconnect between an IC die and an IC package substrate and/or between an IC package and a PCB. In the ensuing description, the use of a solderless connector in an IC package will first be described, and then the use of a solderless connector in coupling an IC package to a substrate such as a PCB will be described. Finally, an embodiment that employs solderless connectors at two different packaging levels, i.e. both within the IC package and in mounting the IC package to a PCB, will be described.

### The paragraph beginning at page 10, line 17 is amended as follows:

Connector 120 can be a modified version of an electrical connection system known under the trade name CIN::APSE and commercially available from Cinch Connectors, Lombard, Illinois, U.S.A. Product information on the CIN::APSE interconnect technology is currently obtainable from the Internet at a URL that includes "cinch.com/products"



0

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111
Serial Number: 09/726,629
Filing Date: November 30, 2000
Title: SOLDERLESS ELECTRONICS PACKAGING (as amended)
Assignee: Intel Corporation

Page 5
Dkt: 884.341US1 (INTEL)



http://www.cineh.com/products. (To avoid inadvertent hyperlinks, the "http://www" has been omitted from the foregoing URL.)

### The paragraph beginning at page 10, line 22 is amended as follows:

6

The known CIN::APSE connection system differs in several significant respects from connector 120. First, the CIN::APSE connection system incorporates a socket fixture on the order of several millimeters in thickness between the IC die and the substrate. By contrast, the inventive subject matter present invention does not incorporate a socket fixture, so the thickness of support 121 of connector 120 can range from a few tenths of a millimeter down to .05 mm and possibly thinner.

#### The paragraph beginning at page 15, line 22 is amended as follows:



Substrate 140 can be of any type, such as a printed circuit board (PCB) or card, a motherboard, or any other type of packaging element. Substrate 140 can be a multi-layered substrate or a single-layered substrate. Embodiments of the inventive subject matter are The present invention is not to be construed as limited to any particular type of substrate 140 or to any particular method of coupling IC package 105 (FIG. 8) to substrate 140. Substrate 140 can optionally have lands 146 on its lower surface for attachment to an additional substrate or other packaging structure.

Please delete the sub-title "Conclusion" on page 21, line 1.

# The paragraph heginning at page 21, line 4 is amended as follows:



The <u>inventive subject matter present invention</u> provides for a socketable electronic package, in several different embodiments, and for methods of manufacture thereof, that minimize the thickness of the package and that minimize loop inductance within the package. An electronic system and/or data processing system that incorporates one or more electronic assemblies that utilize the <u>inventive subject matter present invention</u> can be produced in configurations having socketable IC's and/or IC packages, with reduced physical dimensions,

Assignœ: Intel Corporation

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111
Scrial Number: 09/726,629
Filing Date: November 30, 2000
Title: SOLDERLESS ELECTRONICS PACKAGING (as amended)

Page 6 Dkt: 884.341US1 (INTEL)

G a

and with enhanced electronic performance, and such systems are therefore more commercially attractive.

### The paragraph beginning at page 21, line 12 is amended as follows:

(2)

As shown herein, the <u>inventive subject matter present invention</u> can be implemented in a number of different embodiments, including an electronic package, an electronic assembly, an electronic system, a data processing system, methods for packaging an IC, and methods for mounting an IC package on a substrate. Other embodiments will be readily apparent to those of ordinary skill in the art. The elements, materials, geometries, dimensions, and sequence of operations can all be varied to suit particular packaging requirements.

#### The paragraph beginning at page 21, line 19 is amended as follows:

()

For example, while an embodiment of an IC is shown in which signal traces are provided around the periphery and in which power supply traces are provided at the die core, the <u>inventive</u> subject matter invention is equally applicable to embodiments where signal traces and power supply traces are provided anywhere on the die.

# The paragraph beginning at page 21, line 23 is amended as follows:



Further, embodiments of the inventive subject matter are the present invention is not to be construed as limited to use in land grid array (LGA) packages, and they it can be used with any other type of IC package where the herein-described features of the inventive subject matter present invention provide an advantage.

# The paragraph beginning at page 22, line 1 is amended as follows:



While a ball grid array (BGA) arrangement 56 is illustrated in FIG. 15 for coupling IC package 105 (FIG. 8) to substrate 140 (FIG. 15), embodiments of the inventive subject matter are the present invention is not limited to use with a BGA arrangement, and they it can be used with any other type of packaging technology, e.g. land grid array (LGA), chip scale package (CSP), or the like.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111
Serial Number: 09/726,629
Filing Date: November 30, 2000
Title: SOLDERLESS PLECTRONICS PACKAGING (as amended)
Assignee: Intel Corporation

Page 7 Dkt: 884.341US1 (INTEL)

#### The paragraph beginning at page 22, line 13 is amended as follows:

The particular implementation of the <u>inventive subject matter invention</u> is very flexible in terms of the orientation, size, number, and composition of its constituent elements. Various embodiments of the invention can be implemented using various combinations of thin film and ACF technology, particle and wire wad technology, substrate technology, and IHS technology to achieve the advantages of the <u>inventive subject matter present invention</u>.

### The paragraph beginning at page 22, line 18 is amended as follows:

FIGS. 1 through 17 are merely representational and are not drawn to scale. Certain proportions thereof may be exaggerated, while others may be minimized. FIGS. 1 and 5-19 are intended to illustrate various implementations of the <u>inventive subject matter invention</u> that can be understood and appropriately carried out by those of ordinary skill in the art.

### The paragraph beginning at page 22, line 23 is amended as follows:

Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement that is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the <u>inventive subject matter present invention</u>. Therefore, it is manifestly intended that <u>embodiments of</u> this invention be limited only by the claims and the equivalents thereof.